Реклама

PPAPlace: Differentiable Cross-Stage Objectives for Chip Placement Optimization

#PPAPlace #Differentiable #Cross-Stage #Objectives #Chip

arXiv:2608.13790v1 Announce Type: new Abstract: Macro placement significantly affects a chip's post-route performance, power, and area (PPA). Most placement methods optimize half-perimeter wirelength (HPWL) as the primary objective. However, recent benchmarking shows a near-zero correlation between…